

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/015,209	1	1/16/2001	Eiki Hashimoto	NEKU 19.181 5984		
26304	7590	10/08/2004		EXAMINER		
KATTEN MUCHIN ZAVIS ROSENMAN THOMPSON, ANNET					ANNETTE M	
575 MADIS NEW YORI				ART UNIT PAPER NUMBER		
	,			2825		

DATE MAILED: 10/08/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	·		<u> </u>			
	Application No.	Applicant(s)				
Office Action Commence	10/015,209	HASHIMOTO, EIKI				
Office Action Summary	Examiner	Art Unit				
	A. M. Thompson	2825				
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	ith the correspondence address	\$ <b></b>			
A SHORTENED STATUTORY PERIOD FOR RE		NONTH(S) FROM	•			
THE MAILING DATE OF THIS COMMUNICATIO  - Extensions of time may be available under the provisions of 37 CFF		reply be timely filed				
after SIX (6) MONTHS from the mailing date of this communication  If the period for reply specified above is less than thirty (30) days, a  If NO period for reply is specified above, the maximum statutory pe  Failure to reply within the set or extended period for reply will, by st Any reply received by the Office later than three months after the meanned patent term adjustment. See 37 CFR 1.704(b).	reply within the statutory minimum of thi riod will apply and will expire SIX (6) MOI atute, cause the application to become A	NTHS from the mailing date of this communi BANDONED (35 U.S.C. § 133).	ication.			
Status						
1) Responsive to communication(s) filed on 1	<u>7 June 2004</u> .					
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ 1	This action is non-final.	•				
3) Since this application is in condition for allo	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice und	er <i>Ex parte Quayl</i> e, 1935 C.[	). 11, 453 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-20</u> is/are pending in the applicat						
4a) Of the above claim(s) is/are with		•				
5) Claim(s) <u>2,4,5,7,9,10,16,18 and 19</u> is/are a						
6) Claim(s) <u>1,3,6,8,11-13,15,17 and 20</u> is/are	rejected.					
7) Claim(s) <u>14</u> is/are objected to.	don alastian rassirament					
8) Claim(s) are subject to restriction an	d/or election requirement.					
Application Papers						
9) The specification is objected to by the Exam		<b></b>				
10)⊠ The drawing(s) filed on <u>16 November 2001</u>	<u>and 17 June 2004</u> is/are: a)[	∆ accepted or b) \( \subseteq \) objected to	o by the			
Examiner.	the drawing/e) he held-in-chays					
Applicant may not request that any objection to- Replacement drawing sheet(s) including the cor	• • •		121/4)			
11) The oath or declaration is objected to by the	•	· , ,	` '			
Priority under 35 U.S.C. § 119			· ·			
12)⊠ Acknowledgment is made of a claim for fore	sign priority under 35 H.S.C.	\$ 110(a)_(d) or (f)				
a)⊠ All b)☐ Some * c)☐ None of:	igh phonty under 55 0.0.0.	3,119(a)-(a) or (i).				
1.⊠ Certified copies of the priority docum	ents have been received.					
2. Certified copies of the priority docum		Application No				
3. Copies of the certified copies of the p			е			
application from the International Bur	eau (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a	list of the certified copies not	received.				
Attachment(s)						
Notice of References Cited (PTO-892)	4) Interview	Summary (PTO-413)				
2) 🔲 Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(	s)/Mail Date				
Information Disclosure Statement(s) (PTO-1449 or PTO/SB, Paper No(s)/Mail Date	(08) 5) ☐ Notice of (	nformal Patent Application (PTO-152)				

Applicant's amendment to 10/015,209 has been examined. Claims 1-20 are amended. Claims 1-20 are pending.

1. Applicant's amendment is persuasive in part. However, upon reconsideration, this second non-final action based upon the existence of new prior art is required.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

## Rejection of claims 1, 3, 6, 8, 11-13, 15, 17, 20

- 3. Claims 1, 3, 6, 8, 11-13, 15, 17, 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujimoto et al., U.S. Patent 5,933,350. Fujimoto discloses a semiconductor device development\_integrating\_system\_that\_stores\_and\_manages\_electronic data created in a semiconductor device design process. Fujimoto, however, does not use the terminology inspection item or logical design. Based on the function of these units as disclosed by Applicant, a correlation may be made with the Fujimoto elements that one would have been obvious to one of ordinary skill at the time of Applicant's invention albeit the use of different terminology.
- 4. Pursuant to claim 1, [A] semiconductor circuit designing apparatus, comprising a circuit design unit which executes a logical design of a semiconductor integrated circuit (Fig. 1, #102; Fig. 2b, #10); and an inspection item database section (col. 6, II. 4-7,

Page 3 Application/Control Number: 10/015,209

Art Unit: 2825

database 3) in which a circuit feature of said semiconductor integrated corresponds to at least one inspection item of an inspection to be executed before layout design of said semiconductor integrated circuit is executed (Fig. 1, #104), wherein said circuit design unit generates circuit feature information indicating said circuit feature of said semiconductor integrated circuit for which said logical design should be executed (col. 6, II. 56-65; see also col. 13, II. 23-48), wherein said circuit design unit obtains a certain inspection of said at least one inspection item corresponding to said circuit feature information from said inspection item database section (col. 7, II. 10-17; col. 13, II. 23-48), and wherein said circuit design unit executes said logical design of said semiconductor integrated circuit in reference to said certain inspection item (col. 7, line 66 to col. 8, line 19).

- 5. Pursuant to claim 3, which further comprises a layout design unit executing said layout design (Fig. 2b, manufacture section), wherein said circuit design unit executes said inspection of said target semiconductor integrated circuit for which said layout design is executed (col. 13, II. 23-47), with regard to said certain inspection item, and wherein said circuit design unit provides a result of said inspection of said semiconductor integrated circuit to said layout design unit (col. 7, II. 56-65).
- 6. Pursuant to claims 6, wherein said inspection item database section is connected to said circuit design unit (col. 6, II. 56-65; Figs. 2a, 2b).
- 7. Pursuant to claims 8 and 11, wherein said inspection item database section is connected to said layout design unit (Figs. 2a, 2b, Fig. 8, Fig. 15)

Application/Control Number: 10/015,209

Art Unit: 2825

- 8. Pursuant to claim 12, further comprising a data center (Fig. 2a, #1-3) distinct from said circuit design unit and said layout design unit (Fig. 2b, #100), wherein said inspection item database section is connected to said data center.
- 9. Pursuant to claim 13, which recites [a] semiconductor circuit designing method comprising (a) providing an inspection item database in which a circuit feature of a semiconductor integrated circuit for which a logical design should be executed corresponds to an inspection item of an inspection to be executed before a layout design of said semiconductor integrated circuit is executed (col. 6, II. 4-7); notifying a circuit designer executing said logical design of said semiconductor integrated circuit of said inspection item, retrieved from said inspection item database section, said inspection item corresponding to said circuit feature of said semiconductor integrated circuit (col. 7, II. 56-65); and executing said logical design of said semiconductor integrated circuit by said circuit designer with reference to said notified inspection item (col. 7, II. 56-65).
- 10. Pursuant to claim 15, which recites (a) providing a circuit design unit executing a logical design of a semiconductor integrated circuit (Fig. 1, #102; Fig. 2b, #10); and providing an inspection item database section (col. 6, II. 4-7, database 3) in which a circuit feature of said semiconductor integrated circuit corresponds to at least one inspection item of an inspection to be executed before a layout design of said semiconductor integrated circuit is executed (Fig. 1, #104), wherein said circuit design unit generated circuit feature information indicating said circuit feature of said semiconductor integrated circuit for which said logical design should be executed (col.

Application/Control Number: 10/015,209 Page 5

Art Unit: 2825

6, II. 56-65; see also col. 13, II. 23-48) wherein said circuit design unit obtains a certain

inspection item of said at least one inspection item, said certain inspection item

corresponding to said circuit feature information from said inspection item database

section (col. 7, II. 10-17; col. 13, II. 23-48), wherein said circuit design unit executes said

logical design of said target semiconductor integrated circuit with reference to said

certain inspection item (col. 7, line 66 to col. 8, line 19).

11. Pursuant to claims 17, further comprising providing a layout design unit executing

said layout design (Fig. 2b, manufacture section), wherein said circuit design unit

executes said inspection of said semiconductor integrated circuit for which said layout

design is executed (col. 13, II. 23-47), with regard to said certain inspection item, and

wherein said circuit design unit provides a result of said inspection of said

semiconductor integrated circuit to said layout design unit (col. 7, II. 56-65).

12. Pursuant to claim 20, wherein said inspection item database section is connected

to said circuit design unit (Figs. 2a, 2b).

## Allowable Subject Matter

13. Claims 2, 4, 5, 7, 9, 10, 16, 18 and 19 are allowed.

14. Claim 14 is objected to as being dependent upon a rejected base claim, but

would be allowable if rewritten in independent form including all of the limitations of the

base claim and any intervening claims.

15. The following is a statement of reasons for the indication of allowable subject

matter: The prior art does not teach a model development history database in which an

Application/Control Number: 10/015,209

Art Unit: 2825

ID data of the circuit design unit corresponds to the number of inspection failures of the

inspection item by the circuit design unit. .

Conclusion

16. The prior art made of record and not relied upon is considered pertinent to

applicant's disclosure. Please reference the PTO-892 for a complete listing.

17. Any inquiry concerning this communication or earlier communications should be

directed to Examiner A.M. Thompson whose telephone number is (571) 272-1909. The

Examiner can usually be reached Monday thru Friday from 8:00 a.m. to 4:30 p.m..

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

18. Responses to this action should be mailed to the appropriate mail stop:

Mail Stop \_\_\_\_\_

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

or faxed to:

(703) 872-9306, (for all OFFICIAL communications intended for eptry

A.M. Thompson
Primary Examiner
Primary Examiner
Technology Center Z800

Page 6